components identified by the base-cmos GES system.
--
Descriptions for the transistors are also included.
The body of most of the code must be filled in by the --user.
entity INV is generic(constant tPLH:TIME:=O ns; constant tPHL:TIME:=O ns); port (signal A:in bit; signal B:out bit); end; architecture inv of inv is begin --your code goes here. (6) ,load-.seed,polynoniial(7) ,feedbackC8),rosetL-oC7), clockl,clocklbar,clock2,clock2-bar,testeonablefeedback(7) ,i-.oC8)); prpt-.stage26 :prpt-stage port map(seed(5) ,load-seed~polynomial(6),feedbackC5),reset,i~o(6), clockl,clockl-bar,clock2,clock2-bar,testenable,ieedback(6) ,ioCS)); prpt..stage27 :prpt-stage port map~seedC4) ,load-.seed,polynomial(s) ,feedbackC4),rat,i-oC5), clockl,clockl-bar,clock2,clock2bar,test-nabe,fedback(),i-o(4)); prpt-.stage28 :prpt..stage port inap~seed(3) ,load-seed,polynomialC4 (14)); inv19 inv port mapCi-o(13),temp(13)); inv20 inv port map~i-.o12),temp(12));
inv port map(i-o(9),temp(9)); inv24 inv port mapCL-oC8),tempC8)); inv25 inv port mapCi-oC7).tempC7)); inv26 inv port map~i-.o(6),tempC6)); inv27 inv port mapi-.oCS),tempC5)); inv28 inv port mapCi-o(4),tempC4)); inv29 inv port mapCi-oC3),temp(3)); inv3O inv port map~i-.oC2),tempC2)); inv3l inv port map~i-o~l),templ)); inv32 inv port map(i-oCO),temp(O)); inv33 inv port map~tempC3l),patternC31)); inv34 inv port map~tempC3O),patternC3O)); inv3S myv port map~tempC29),pattern(29)); inv36 inv port map~tempC28),patternC28)); inv37 inv port map~tempC27),patternC27)); inv38 inv port map~temp(26),patternC26)); inv39 inv port map~tempC25),patternC26)); inv4O inv port map~tempC24),patternC24)); inv4l inv port map~temp(23),patternC23)); inv42 inv port map~tempC22),pattern (22) inv port map~tempC9),pattern(9)); invS6 inv port map~tempC8),patternC8)); inv57 inv port xap~tempC7),patternC7)); inv58 inv port map~temp(e),patternC6)); invS9 inv port map~temp(S),pattern(S)); inv6O inv port map(temp(4),patternC4)); inv61 inv port map~tempC3),patternC3)); inv62 inv port map~temp(2),pattern (2) The file std.vhd contains a group of basic gates: two types of invertor, a two-input nand gate, a three-input nand gate, a two-input exclusive or gate, a three-input exclusive or gate, a nor gate, a p-type transistor, an ,i-type transistor, and a transmission gate. and.gate.vhd builds a two-input and gate from an invertor and a two-input niand gate. or.gate.vhd builds a two-input or gate from an invertor aid a nor gate. dffAeset-beh.vhd is a behavioral description of a D latch with reset.
prpt-stagel.vld contains the component representing the MSB of the linear feedback shift register. As shown in Figure 1 , the component consists of two D latches connected to form a dualclocked latch. The input to the second latch is the output from the first latch, clocked in as clock2 goes high. The input to the first latch is dependent on whether or not the signals load-seed and tesLenable are set. If load-seed is set, then seed gets latched in after one clock cycle.
If test-enable is set, input gets latched in after one clock cycle. If resei is set, the first latch is set to '0' immediately, and the second is set to '0' as clock2 goes high. To ensure proper behavior of this component, one must either not set load-seed and test-enable at the same time, or else reset the latch immediately before loading a seed. Figure 3 is a schematic of the arrangement of the components. Since the output from each stage is also used as input to the next stage, patter, (mode out), the output from each stage, could not be produced directly from the stage components. An internally declared signal, Lo is used in the stage component instantiations, and then passed through a two-invertor buffer to produce pattern.
prptbei.vid contains the behavioral description of the 32-bit linear feedback shift register. It consists of two processes. The first is triggered whenever an event occurs on seed, load-seed, polynontial, reset, clockl, or test-enable. This process controls resetting, loading new seed values, and shifting the register bit values. The second process is triggered upon an event on clock2. It controls assigning the pattern value calculated in the first process to pattern at the appropriate time, when clock2 goes high. The first attempt at a behavioral description used a binary division scheme (3] to generate the bits to shift into the register. The seed was the dividend and the polynomial was the divisor, and as each lit of the quotient was calculated, it was shifted into the left side of the pattern. The quotient bits are calculated as follows. If the remainder (or dividend, if this is the first step of the divisiol) has an MSIB of '1', then the quotient bit is '1'. Then, the polynomial is copied unerneath the reniainder (or dividend), the two bit vectors are exclusive or'd, and the result (remainider) is written on the next line. If the remainder (or dividend) has an MSB of '0, then the (uol.ieIt, bit is '0'. Then, "00000" is written underneath the remainder, the polynomial and "00000" are exclusive or'd and the result is written (or the polynomial is simply copied) on the next line. No mat ter what the quotient bit is, the leading '0 of the remainder is discarded, and the next lit of the divideid is brought down and written as the LSB of the remainder. The goal of an n-hit linear feedback shift register is to produce ( 2 n -1) unique bit patterns (each pattern except all zeroes) before repeating the set of patterns. For example, the binary division using a seed of "1000" aiid a polynomial of -10011" (four-bit shift register, shown in Figure 4 constant inputfs : frame-set frame-event((logic-iOtO)) + frame-event( (logic-il ,tO)); constant output-As : frame-set frameevent((logicoOtO)) + frame-event ( (logic.l,tO)); constant fsa : frame-set.array new-framesetarray(inputfs,input-pins) + new-frame-set-array(output-fs. outputpins); variable td : time-data := new-timedata(fsa); variable slice file-slice := new-file-slice; file lsr-data text is in "waves-external"; constant match-pins : pinset := all-pins; begin match(connect, hold, input-pins); match(connect,sampleoutput-pins); loop readfileslice(lfsr-data,slice); exit when slice.endof.file; apply(connectslice.codesalldelay(slice.fs_time),td); assert (match(connect-m,match.pins)) report 'no match" severity failure; end loop; end waveform; end waves-generator; wavesJiader.vhd is the WAVES header file that documents the order of analysis of the packages, the name of thle waveform generator procedure, and the names of any external files.
wavesiogic.vhd contains the package that defines the WAVES-required type logic-value and the function value.dictioaary. There are four logic values in this model, '0' and 1' bit values for both tile input amd out-p,,t pins. value-dctionary takes a parameter of type logic-value and returns inforrmalion about the vwxlue's state, strtmgtln, direction, and relevance. State and strength are either high anI dric (for 'I' values) or low and drive (for '0' values). Direction is stimulus for input pins and response for output pins. Relevance is required for all pins here. Relevance is used by the test bench program to determine the pins for which to check the actual values against the predicted values.
wavcs.codes.vhd contains the package that defines the WAVES-required constant pin.codes.
In this model, only bit values '0' and -1' are used, so pin-codes is the string "01". waves-form.vhd contains the package that defines the WAVES-required waveform generator procedure. There is no specific name required; this procedure is named waveform. The procedure supplies waveforms for the shift register by reading data from an external file waves-external.. Each record (line) of the external file supplies a value for each test pin at each given simulation time. First, a letie.data variable (called Id here) must be built. Several intermediate constants are declared to avoid having one huge declaration. Id is formed from a frame set array fsa. A frame set array is like a template, with each pin having a slot for each logic-value it can have, at time 0 nanoseconds. The two niatch procedure calls are for setting the mcontrol value for each pin. Input pins get a value of hold, meaning no checking of actual versus predicted pin values is done by the function ixiatch. Output pins get a value of sample, meaning checking of actual versus predicted values will be done on these pins by function match. The loop in the procedure reads a record front the external data file, applies the given bit values for each specified pin, and waits for the amount of time specified by the delay time value in each record. There is also a call to the function unatch in the loop. After each waveform is applied, and simulation time is advanced appropriately according to the given delay time, each pin with an incontrol value of sample gets its actual value checked against the value predicted for it in the external data file. If there is a discrepancy, the assertion statement will cause simulation to stop. This continues until the end-of-file of waves-external. is reached. load-seed <= '1' after 50 ns, '0' after 150 ns, '1' after 2400 ns, '0' after 2495 ns, '1' after 3400 n, '0' after 3495 ns, '1' after 4400 ns, '0' after 4495 ns, '1' after 5400 ns, '0' after 5495 ns;
III. Test Bench Programs
reset <= '0' after 30 n, '1' after 2200 ns, '0' after 2390 ns, '1' after 3200 ns, '0' after 3390 ns, 'I' after 4200 ns, '0' after 4390 nu 'I' after 5200 ns, '0' after 5390 ns;
stop <= '1' after 100 ns, '0' after 7000 ns;
test-enable <= '1', '0' after 2400 ns, '1' after 4395 ns;
seed <= "10100000000000000000000000000000" after 2400 ns, "111 10000000000000000000000000000" after 3400 n, "01010000000000000000000000000000" after 4400 no, "00110000000000000000000000000000" after 5400 ns; (3) .l..value)); reset <= transport data-.to-bit(logic-.value'Yal(col~ect(4) .l-.value)); for i in polynomial'high downto polynomial'low loop polynomial~i) <= transport data-.to-.bit~logic-.value 'val(connect (36-i) .l.value)); end loop; for i in seed'high downto seed'low loop seed~i) <= transport data-.to-.bit~logicvalue'val~connect68-i).l,value)); end loop; end process; invIi mv port map(clocklclockl-bar); inv2 inv port map(clock2,clock2-.bar); prptl prpt port map(seed.load-.seed~polynouial ,reset ,clockl ,clockl..bar, clock2, clock2-.bar ,test-.enable,patl); prpt2 :prpt port map(seed~load-.seed,polynomial,reset ,clockl ,clockl-.bar,
